Abstract-This paper presents a miniaturized wide-inputrange integrated reconfigurable three-level dc-dc voltage regulator. A three-level buck converter topology with zerovoltage switching (ZVS) is adopted to remove the dominant switching power loss under high-input-voltage condition, thereby enabling the converter to achieve high power efficiency in the megahertz range and reduce the required values of power passives. A constant-frequency adaptive-on-time V 2 control is proposed to not only regulate the output voltage, but also offer the flying capacitor self-balancing in the megahertz range and over a wide input range for improving the converter reliability. A body diode-based floating ZVS detector is also developed to enable full-ZVS operation of power transistors in high-frequency low duty-ratio conditions with ≤5 ns ZVS turnon delay. Implemented in a 120 V 0.5 µm CMOS process, the proposed voltage regulator uses four 50 V on-chip power nMOS to support an input voltage from 12 to 100 V and regulates the output voltage at 10 V with a maximum output power of 5 W. The proposed regulator achieves a maximum power efficiency of 90% under the nominal 48 V input and 2 MHz switching frequency. Compared with the state-of-the-art counterparts, the proposed regulator provides >66 times and >2.6 times reductions in the inductance and the total capacitance, respectively.
I. INTRODUCTION
W IDE input rails (12-100 V) are common in today's automotive and industrial systems [1] - [4] . Miniaturized dc-dc voltage regulators, which can produce a low-voltage regulated output with a few Watts from a wide input voltage range, are essential in these systems. Compared with cascading multiple dc-dc converters for the multistage voltage conversion, a wide-input-range integrated voltage regulator can minimize the required number of offchip power passives via the single-step direct voltage conversion, thereby saving the bill-of-material cost and the board area of the power management system. The wide-input-range integrated voltage regulators, which can support an input from 12 to 100 V as an example, also ensure seamless operation without using any protection diode at the converter input as shown in Fig. 1 in the case of high-voltage transient spikes of as high as 100 V, saving the system cost without compromising the reliability. However, the design of the wide-input-range integrated voltage regulators is challenging for concurrently achieving high-frequency operation and high power efficiency.
A buck converter interface is commonly adopted to realize the power stage of the wide-input-range voltage regulators [3] , [4] . In order to minimize the required sizes and values of the off-chip inductor and capacitor in the power stage, the operation frequency of the converter should be increased. High switching frequency could however limit the power efficiency of the converter under high-voltage conditions due to large switching power loss of the power stage. Fig. 1 shows the structure of a state-of-the-art twolevel synchronous buck converter [4] that can support an input voltage up to 95 V with the hard-switching operation and its switching node SW has a total parasitic capacitance C SW .
The total switching loss P SW during switching transitions mainly consists of the V -I overlap loss during the turnon of the high-side power transistor, the body-diode reverse recovery loss, and the output capacitive loss [5] , [6] . P SW is proportional to the converter switching frequency and the voltage swing V SW at the node SW. Since V SW equals the input voltage V i in the hard-switching operation, P SW would dominate the total power loss of the converter and significantly degrade its power efficiency under high-inputvoltage conditions. To limit P SW , the state-of-the-art hardswitching asynchronous and synchronous buck converters only operate at a low switching frequency of 400 kHz or less in high-voltage conditions, and thus need to use a large-value power inductor of at least 100 μH [3] , [4] . Another concern in the hard-switching synchronous buck converters is the high dV/dt kickback effect at the node SW under high-input-voltage conditions [7] . Both low-side and high-side power transistors can be turned on simultaneously during switching transitions to generate large shoot-through current even if long dead time is provided, thereby resulting in significant short-circuit power loss and the reliability issue of power transistors.
Zero-voltage-switching (ZVS) techniques based on quasiresonant [8] - [10] and quasi-square-wave methods [11] - [16] have been previously reported to remove both the switching and short-circuit power losses of the high-voltage power converters. However, these schemes are mainly employed in discrete-level high-voltage power converters with lowaccuracy manual dead-time control. In fact, accurate deadtime control with automatic ZVS detection is necessary in ZVS-based high-voltage power converters to ensure full ZVS of power transistors without excessive dead time that would otherwise make the converter to suffer from extra conduction loss due to the body diodes of power transistors. Recently, an integrated dynamic dead-time control scheme for the high-voltage buck converters was reported to automatically determine ZVS of power transistors by comparing the scaleddown switching node voltage with a logic-gate threshold value [17] . Since the logic threshold does not scale with the input voltage, the accuracy of ZVS detection decreases when the input voltage changes, and thus full ZVS of power transistors cannot be guaranteed over a wide input voltage range. In addition, considerable delays of this dynamic ZVS detector would increase the system delay of the controller, limiting the maximum converter operation frequency to the range of 100s of kHz. Hence, an accurate and high-speed ZVS detection technique to enable adaptive dead-time control for full ZVS of power transistors under different input-voltage and outputcurrent conditions needs to be developed in the high-frequency high-voltage regulators.
On the other hand, a three-level buck converter topology can further reduce the required inductance in the power stage by doubling the frequency of the switching-node voltage in addition to increasing its switching frequency [18] - [23] . In high-input-voltage condition, the three-level buck converter can also reduce the voltage stress across each power transistor by two times compared with a classical two-level counterpart; therefore, lower-voltage-rating power transistors that offer smaller on-resistance and capacitances can be used in the three-level converter for reducing conduction and gate-drive losses. However, the concern of large P SW in high-voltage condition would still limit the hard-switching three-level converter operating in the megahertz range. Moreover, the three-level converter needs the voltage V cf across its flying capacitor to be balanced at half the input voltage; otherwise, the power transistors could be damaged during operation. The capability of high-speed flying capacitor selfbalancing is even more crucial in high-frequency and highvoltage conditions, but it is either not addressed [19] - [21] , or not fast enough to support megahertz switching frequency with an extra control loop [22] or the pulse-width modulation (PWM) peak current control [23] in the prior three-level voltage converters.
This paper presents a miniaturized ZVS reconfigurable three-level buck regulator to support a wide input range from 12 to 100 V. With ZVS, both the switching and shortcircuit power losses of the proposed converter are removed for improving the converter power efficiency under different input voltages. In particular, a body diode-based floating (BDF) ZVS detector is developed to enable full ZVS of all the power transistors in different input-voltage and output-current conditions with only ≤5 ns ZVS turn-on delay, thereby allowing proper converter operation at a high frequency of 2 MHz and a duty ratio as small as 0.1. In addition to megahertz operation, the three-level converter architecture in the proposed converter further reduces the required inductance. Due to fast load transient response property of the conventional output-ripplebased V 2 control [24] , [25] , a constant-frequency adaptiveon-time (CF-AOT) V 2 control is proposed to simultaneously regulate the output voltage and realize the flying capacitor self-balancing, ensuring the reliable operation of the converter in high-frequency and wide-input-range conditions. Adding to our prior literature [26] , this paper details the design considerations, operation principle, and circuit implementations of the ZVS reconfigurable three-level buck converter, the CF-AOT V 2 controller, the high-voltage gate driver with the BDF ZVS detector, and the start-up scheme. This paper is organized as follows. Section II presents the system architecture, design considerations, and the operation principle of the three-level converter topology. The control principle and implementation details of the CF-AOT V 2 controller, the high-voltage gate driver with the BDF ZVS detector, and the start-up circuitries are discussed in Section III. Finally, the experimental results and conclusions are given in Sections IV and V, respectively.
II. SYSTEM ARCHITECTURE AND OPERATION OF THE PROPOSED REGULATOR
A. System Architecture and Design Considerations [27] , [28] would be difficult to support the switching frequency in the megahertz range and the wide input range. Hence, an RC filter-based current sensor based on [29] is adopted to generate a voltage feedback signal V fb that consists of both information of i L and the output voltage V o . Voltage V fb is used by the proposed CF-AOT V 2 control for self-balancing of C f and output voltage regulation simultaneously. A high-voltage gate driver with the BDF ZVS detector enables reliable three-level converter operation by ensuring ZVS of M 1 -M 4 , and maximizes the switching frequency via minimizing the ZVS turn-on delay. In the proposed voltage regulator, flying capacitor precharging controller and soft start-up mechanism are developed to ensure proper threelevel converter operation and avoid in-rush current during the start-up transient, improving the reliability of the converter.
The three-level buck topology is adopted in the proposed voltage regulator to handle high input voltages, because it provides lower conduction power losses of the power transistors and the inductor as compared with the traditional two-level counterpart. In this design with the 120 V 0.5 μm CMOS process, the use of four 50 V power transistors to support the input voltage up to 100 V in the three-level converter offers lower on-resistance, and thus conduction power loss along the conducting path compared with using two 120 V power transistors in the two-level converter, while both areas of two 120 V power transistors and four 50 V power transistors are assumed the same. On the other hand, the conduction power loss of the inductor can be lowered by reducing the amplitude of the inductor current ripple i L . The values of i L in the two-level and three-level buck converters in the continuous conduction mode are given as For two-level buck:
For three-level buck:
where L is the value of the inductance, f gate is the gate-signal frequency of the power transistor, and V o is the output voltage. Based on (1) and (2) To address this issue, the proposed converter power stage operates in the three-level mode for V i from 27 to 100 V to minimize the conduction power loss, and the functions in the two-level mode for V i from 12 to 25 V to extend the inputvoltage range. In particular, the proposed voltage regulator automatically switches from the two-level mode to the threelevel mode when V i increases to 27 V, and changes back from the three-level mode to the two-level mode when V i decreases to below 25 V. A 2 V input hysteresis window is designed to enhance the converter's robustness during mode transitions.
B. ZVS Operation Principle and Efficiency Benefit in Three-Level Mode
The proposed buck regulator operates in the three-level mode with ZVS to minimize the dominant switching power loss in high input voltages. In this design, without using any additional auxiliary inductor in the power stage, ZVS of M 1 and M 2 is achieved by using a small-value inductor L m for producing negative valley inductor current i L during 
where I L1 is the average inductor current in this subinterval. Once M 1 is turned off, this subinterval ends.
In this subinterval, the positive peak inductor current discharges the parasitic capacitance at the switching nodes V B and V C as shown in Fig. 5(b) . Once V C decreases to 0 at t 2 , ZVS of M 4 is established and M 4 can be turned on by its gate-drive signal without the switching loss. Note that the turn-on delay of M 4 after V C reaches 0 would result in the body diode conduction, and thus increase the conduction power loss. In addition, since C f is floating, its voltage V cf is unchanged in this subinterval. Voltage V A would be decreased from V i to V cf at the end of this subinterval at t 2 .
Subinterval 3 [t 2 -t 3 ]: At t 2 , both M 3 and M 4 are on as shown in Fig. 5(c) . In this subinterval, voltages at V A , V B , andV C are maintained as V cf , 0, and 0, respectively, and voltage V cf across C f does not change. Since V B < V o , i L is decreasing and would reach its negative valley value at t 3 . Once M 3 is turned off, this subinterval ends. 6 -t 7 and (h) t 7 -t 8 .
Subinterval 4 [t 3 -t 4 ]:
At t 3 , only M 4 is on. The voltages V A and V C equal V cf and 0, respectively, in this subinterval. The negative valley inductor current charges the parasitic capacitance at node V B as shown in Fig. 5(d Fig. 5(e) . In this subinterval, the voltages V A ,V B , and V C equal V cf , V cf , and 0, respectively. Since V B > V o , the inductor current i L is ramping up through M 2 and M 4 , and discharges C f . In this discharging phase of C f , V cf is decreased by
where I L2 is the average inductor current in this subinterval. Once M 2 is turned off, this subinterval ends. Once M 4 is turned off, this subinterval ends.
Subinterval 8 [t 7 -t 8 ]:
At t 7 , only M 3 is on. The negative valley inductor current charges the parasitic capacitance at nodes V B and V C from 0 to V i -V cf , such that V A is increased from V cf to V i . Once V A reaches V i , this subinterval ends. ZVS of M 1 is established, and M 1 can be turned on without the switching loss. The proposed converter will start the next period and repeat the operation of subinterval 1.
In one period T O , voltage V cf across C f is only charged during subinterval 1 (t 0 -t 1 ) and discharged during subinterval 5 (t 4 -t 5 ); so the voltage difference of V cf in one period is given as
Once V cf is 0, the flying capacitor is balanced for the proper operation of the three-level converter. Fig. 6 provides the simulated total power loss of the proposed voltage regulator with different power stages and operation states under the same output frequency of 2 MHz, the load current I o of 500 mA, and the output voltage V o of 10 V. By removing the dominant switching loss P SW with ZVS, the simulated total power loss P loss of the ZVS threelevel converter is the lowest and has more than 13 times reduction compared with the two-level hard-switching counterpart at V i = 100 V. The total power loss of the ZVS three-level converter is also 2.6 times smaller than that of ZVS two-level 
III. CONTROL PRINCIPLE AND IMPLEMENTATIONS OF THE PROPOSED REGULATOR

A. CF-AOT V 2 Controller and Flying Capacitor Self-Balancing
To mitigate the limited speed of the PWM control due to its finite loop-gain bandwidth, the comparator-based CT-AOT V 2 control is developed to minimize the system delay for high-frequency operation. Fig. 7 shows the schematic of the proposed CF-AOT V 2 controller that can support the converter operation in both two-level and three-level modes based on the output "S mode " of the mode detector shown in Fig. 2 under different input voltages. A conventional AOT controller [30] shown in Fig. 8(a) is able to generate appropriate duty-ratio information from V fb for regulating V o and offer a constant switching frequency if the converter is in the hard-switching operation with negligible rising/falling time of the switching node voltage V B as shown in Fig. 8(b) . However, when the converter undergoes the ZVS operation, both rising and falling time (t r and t f ) should be included in calculating the switching period as shown in Fig. 8(b) . Specifically, t r and t f in the ZVS three-level converter are inversely proportional to (0.5 i L −I o ) and (0.5 i L + I o ), respectively. Hence, t r , t f , and thus the switching frequency of the proposed ZVS three-level converter will vary under different input voltages and output currents by using the conventional AOT controller.
To achieve a constant switching frequency under different input and output conditions, the delay-locked loopbased constant-frequency tracking is developed. As shown in Fig. 7 , the conventional AOT controller is first used to provide a coarse switching period T S with current i that is proportional to the input voltage V i . The fine adjustment circuitry then adjusts the value of voltage V ON for regulating T S , as T S is linearly proportional to V ON . Voltage V ON is determined by the charging current i ch , charging time t cr , discharging current i dis , and discharging time t cf of capacitor C 1 . In this design, i dis is set to two times of i ch, and the rise time t cr of C 1 is set to a fixed value of (
When i ch × t cr = i dis × t cf , voltage V ON , and thus T S will be unchanged compared with the previous cycle. Without loss of generality, if t cf > (i ch · t cr )/i dis , the longer discharging current duration would decrease the value of V ON , such that T S would be reduced in the next cycle. After a few cycles, T S is adjusted until t cf = (i ch · t cr )/i dis . This negative feedback mechanism involving t cf , V ON , and T S ensures constant T S under different conditions. In addition, a reconfigurable duty-ratio divider is also developed in the controller. In the two-level mode, M 1 Fig. 5 , the ZVS transitions are not included in the flying capacitor self-balancing analysis. In Fig. 9(a) , consider that V cf (n) in the present operation period T O is perturbed in the system and becomes <0.5 · V i , the values of 5 ] are the same, is positive. The value V cf (n + 1) (= V cf (n) + V cf ) in the next operation period will then be increased. After a few cycles, V cf would ultimately be increased back to 0.5 · V i when I L1 = I L2 and V cf = 0. Without loss of generality, similar balancing of C f is performed when V cf is perturbed to be >0.5 · V i , as shown in Fig. 9(b) . Moreover, in contrast to using separate high-side high-voltage circuitry for balancing of C f , the proposed lowvoltage CT-AOT V 2 controller offers self-balancing with high speed, enhanced reliability, and minimized power dissipation.
B. High-Voltage Gate Driver and Body Diode-Based Floating ZVS Detector
A high-voltage gate driver is important to upshift lowvoltage duty-ratio information to the high-voltage domain for driving power transistors with fast propagation delays and low power dissipation for megahertz operation of the converter, and generate appropriate dead time to enable ZVS operation of power transistors under different input/output conditions. For achieving ZVS in high-voltage condition, the power nMOS switching rise time t r of 10s of nanoseconds is common during turn-on for reducing the switching noise. This demands for realizing an automatic ZVS detection with its turn-on delay t don to be much shorter than the power nMOS effective ON-time t oneff , which is only 10s of nanoseconds with 2 MHz switching frequency f SW at V B and the duty ratio D as low as 0.1 in this design. The value of t don in the ZVS three-level converter is given as Fig. 10(a) and (b) show the structure and key waveforms of the conventional automatic ZVS detector [14] . The switching node voltage V SW is first scaled down to the low-voltage domain by the voltage divider and then compared with a reference voltage V TH . Once V SW reaches V i , the comparator is triggered to turn on the high-side power nMOS through the level shifter and buffer. The required turn-on delay t don of this ZVS detector is given as
where t VD , t CMP , t SR , t LS , and t BUFFER are the propagation delays of the voltage divider, comparator CMP, Set-Reset (SR) latch, level shifter, and buffer, respectively. Due to considerable delays of the voltage divider, the comparator, and the level shifter, t don would be in 10s of nanoseconds. Although a recently reported body diode-based ZVS detector does not require the voltage divider and the comparator [31] , its t don is still limited by the delay of the level shifter. In addition, both the reported ZVS detectors [17] , [31] can sense the voltage change at only one switching node, and are not suitable for floating power transistors M 2 and M 3 in the three-level buck converter as both drain-and source-voltage information of the floating transistor need to be detected. Fig. 11(a) shows the schematic of the proposed highvoltage gate driver, which consists of four sets of identical BDF ZVS detectors and pulse-based level shifters for the power transistors M 1 -M 4 . Without loss of generality, the transistor-level implementations of the BDF ZVS detector and the pulse-based level shifter for M 1 are shown in Fig. 11(a) . The BDF ZVS detector is proposed to sense the voltage difference V ds between drain and source terminals of each power nMOS for controlling its turn-on during switching transitions. The pulse-based level shifter is used to shift up the low-voltage duty-ratio information to a high common-mode voltage for controlling the turn-off of the power nMOS. Both turn-on and turn-off delays need to be minimized in order to enable proper operation of the converter under high switching frequency and low-duty-ratio conditions. In addition, a nonoverlapping signal generator is added to provide a maximum dead time of 50 ns between M 1 (M 2 ) and M 4 (M 3 ) for the proper start-up control.
The proposed BDF ZVS detector consists of a self-biased current source, a diode-connected pMOS M P , an always-OFF transistor M N and its body diode D N , and a falling-edge detector. Specifically, as shown in Fig. 12(a) , when V ds of a power transistor M i is much larger than (5 V −V SG,Mp − V diode ) (this voltage is 2.7 V in this design), the body diode D N is off and voltage V N is clamped at a constant value of (5 V −V SG,Mp ). When V ds drops to 2.7 V or below, the body diode D n is suddenly turned on, resulting in an exponential increase in the diode current i DN . Voltage V N thus drops and is detected by the falling-edge detector to turn on the power nMOS M i . Since this ZVS detection is performed directly in the highvoltage domain without any voltage divider, comparator, and level shifter, its t don can be minimized to a few nanoseconds and is given as
where t ZVD is the delay of the ZVS detector. Fig. 12(b) shows the simulation results of the proposed BDF ZVS detector under different slew rates of V ds resulting from various transient inductor-current levels for establishing ZVS. The value of t don of the proposed BDF ZVS detector is maintained to be relatively constant of <2.5 ns under both dV ds /dt conditions of 5 V/ns and 50 V/ns. Furthermore, with all the bias and detection circuits implemented in the same high-voltage isolation well, the proposed ZVS detector can be immune to the converter switching noise and achieves enhanced reliability. The pulse-based level shifter adopts the structure of the previously reported dynamic level shifter [32] and consists of two parts: a pulse encoder and a level-shifting stage. The pulse encoder produces short pulses at nodes V 1 and V 2 with a fixed pulsewidth of only 20 ns within one period of 1 μs corresponding to rising and falling edges input signal D 1 in the three-level converter shown in Fig. 11(a) . Hence, the turn-on time of the level-shifting stage is only 20 ns, greatly reducing its average current consumption. The average power dissipations of the level-shifting stage and thus the level shifter are thus significantly decreased through reducing the turn-on time of the level-shifting stage. Without loss of generality, this pulse-based level shifter is able to upshift the falling-edge information of the input signal D 1 to the high side for turning off the power nMOS M 1 in a few nanoseconds in this design. Fig. 11(b) provides the simulation results of the proposed high-voltage gate driver for M 1 operated at 1 MHz when V A swings between 50 and 100 V with the slew rate of 5 V/ns in the ZVS three-level converter. The proposed BDF ZVS detector enables full ZVS of M 1 with 2.3 ns turn-on delay, while the pulse-based level shifter offers 4.4 ns turn-off delay by only consuming 32 μA static current.
C. Flying-Capacitor Precharging Controller and Soft Start-Up Mechanism
Initially, the voltage V cf across capacitor C f is 0. If the three-level converter is started up with 0 V V cf , the power transistors M 1 and M 2 would have to withstand V i . Since both M 1 and M 2 are the 50 V transistors in this design, they could be damaged during start-up transient when V i is >50 V. To address this issue, a flying capacitor precharging controller is developed to first charge V cf to 0.5V i before the normal operation of the converter, ensuring the reliability of 50 V power transistors. Fig. 13 shows the schematic of the proposed flying capacitor pre-charging controller, which consists of two resistive voltage dividers, a voltage comparator, an enable circuit, a counter-based level shifter, and a smallsize 120 V nMOS M ch located between the top plate of C f In the soft start-up mode, the proposed converter can be started properly in either the two-level mode or the three-level mode based on the value of V i . The soft start-up mode is to prevent large inrush current and overshoot voltage in the power path from damaging power transistors when V o starts from 0. After the precharging interval described earlier, signal "EN" is asserted to enable voltage V refe (shown in Fig. 2 ) ramping up linearly via charging by a constant current source. Hence, the output voltage V o can be ramped up linearly, and the inductor current is well controlled without large spikes. Once V refe equals the predefined reference voltage V ref , V o reaches the desired value. The soft start-up interval then ends, and the converter starts the normal operation. With the soft startup control, the reliability of the proposed converter is further improved. It should be noted that a fixed 50 ns dead time is generated in the high-voltage gate driver as the maximum allowable value in the soft start-up mode. If the full ZVS condition of a power transistor cannot be established within 50 ns by the ZVS detector, the power transistor will still be turned on with partial ZVS using the 50 ns maximum dead time in the soft start-up mode.
IV. MEASUREMENT RESULTS AND DISCUSSION
The proposed voltage regulator was implemented in a 120 V 0.5 μm CMOS process for performance verifications. It should also be noted that if a conventional two-level buck converter with two 120 V power nMOS transistors were adopted, the required area of each 120 V power nMOS transistor would be 4.8 mm 2 for providing the same ON-resistance as the 50 V power nMOS. Therefore, there is a 30% saving in the total chip area for using four 50 V power nMOS transistors and one 120 V small nMOS transistor in the proposed three-level converter as compared with using two 120 V power nMOS transistors in the conventional two-level buck converter. The proposed voltage regulator supports a wide input range from 12 to 100 V, delivers a maximum output power of 5 W, and enables the use of miniature 1.5 μH inductor, 4.7 μF output capacitor, and 1 μF flying capacitor. The value of the flying capacitor is designed to control the peak-to-peak voltage ripple of C f according to [23] . The inductor L of 1.5 μH is designed based on the largest inductor current ripple that exists under the maximum load current and the most negative valley inductor current for enabling ZVS of power transistors. voltage of the proposed converter is regulated at 10 V under different conditions.
Figs. 16(b) and 17(b) show the measured ZVS performance of the proposed three-level converter. Specifically, Fig. 16(b) shows that the power nMOS M 1 is turned on after V A increases to V i (i.e., drain-to-source voltage V ds,M1 of M 1 = 0), verifying the full ZVS of M 1 during turn-on with only 4 ns ZVS turn-on delay. Similarly, the power nMOS M 4 is also proved to achieve full ZVS, as its gate-to-source voltage V gs4 is increased to turn on M 4 after V ds,M4 drops to 0.5 · V i with 4 ns ZVS turn-on delay. In Fig. 17(b) , when V i increases to 100 V with the duty ratio of 0.1 and the switching frequency of 2 MHz, full ZVS is also achieved for turning on M 2 and M 3 with only 5 ns ZVS turn-on delay.
In a buck regulator with the continuous-conduction mode, the output voltage ripple depends on the values of the inductance and output capacitance, and the input voltage at a given switching frequency. With a small value of L = 1.5 μH, C o of 4.7 μF is selected in this design to control the output voltage ripple. Fig. 18 shows that the measured worst case output ripple of the proposed regulator in the three-level mode at V i = 100 V is about 100 mV that is only 1% of V o = 10 V. Fig. 19 shows the measured waveforms of the proposed voltage regulator with V i = 24 V. Since voltage V B varies between 0 and V i (=24 V), it proves that the proposed regulator properly operates in the two-level mode at the switching frequency of 2 MHz to regulate V o at 10 V. Fig. 20 shows the operation frequency of the proposed voltage regulator under different input-voltage and outputcurrent conditions. The switching frequency of the proposed regulator is maintained at 2 MHz with only a total of 1.1% variation when V i changes from 24 to 100 V in both the twolevel and three-level modes, and I o varies from 100 to 500 mA. Fig. 21 shows the measured power efficiencies of the proposed voltage regulator at the frequency of 2 MHz under different input voltages from 24 to 100 V. When I o = 500 mA, the peak power efficiencies of the proposed regulator achieve 90.2% at V i = 24 V in the two-level mode and 90% at the nominal V i of 48 V in the three-level mode. When V i = 100 V, the measured maximum power efficiency of the proposed regulator is 83% at I o = 500 mA. Table I provides the performance summary of the proposed voltage regulator and the comparisons with the other stateof-the-art wide-input-range voltage regulators from industry. To the best of the authors' knowledge, there is no previously reported integrated dc-dc voltage regulator from literature that supports similar input voltage range and output power as the proposed regulator for fair comparisons. Compared with the state-of-the-art counterparts [3] , [4] , the proposed voltage regulator runs at >5 times higher switching frequency and achieves higher peak power efficiencies under different input voltages by employing ZVS and three-level architecture with lower voltage-rating on-chip power transistors for minimizing various power losses. The proposed voltage regulator also provides >66 times and >2.6 times reductions in the inductance and the total capacitance, respectively, as compared with [3] and [4] . Moreover, this paper is the first integrated three-level voltage regulator capable of flying capacitor selfbalancing in the megahertz range and over a wide input range.
V. CONCLUSION
A wide-input-range self-balancing ZVS reconfigurable three-level dc-dc regulator has been introduced, discussed, and verified in this paper. The proposed buck converter can be auto configured to either a two-level or three-level architecture for supporting the input range from 12 to 100 V and establishes ZVS of power transistors to remove both switching and short-circuit power losses under high input voltages. The CF-AOT V 2 control is developed to simultaneously regulate the output voltage and realize flying capacitor self-balancing in the megahertz range and over a wide input range. The BDF ZVS detector is proposed to enable full ZVS of power transistors in high-frequency low-duty-ratio operation with only ≤5 ns ZVS turn-on delay. The proposed voltage regulator has been verified experimentally. Compared with the state-ofthe-art counterparts, the proposed voltage regulator achieves >66 times and >2.6 times reductions in the inductance and the total capacitance, respectively, and provides higher peak power efficiencies under different input voltages while running at >5 times higher switching frequency.
